
NXP Semiconductors
LPC1111/12/13/14
SCK (CPOL = 0)
SCK (CPOL = 1)
T cy(clk)
t clk(H)
t DS
t clk(L)
t DH
MOSI
DATA VALID
DATA VALID
t v(Q)
t h(Q)
CPHA = 1
MISO
DATA VALID
t DS
t DH
DATA VALID
MOSI
DATA VALID
DATA VALID
t v(Q)
t h(Q)
CPHA = 0
MISO
DATA VALID
DATA VALID
002aae830
Pin names SCK, MISO, and MOSI refer to pins for both SPI peripherals, SPI0 and SPI1.
Fig 22. SPI slave timing in SPI mode
LPC1111_12_13_14_0
? NXP B.V. 2009. All rights reserved.
Objective data sheet
Rev. 00.11 — 13 November 2009
44 of 53